If power is applied to the ADXL345 before the clock polarity and phase of the host processor are configured, the CS pin should be brought high before changing the clock polarity and phase.
This line must go low at the start of a transmission and high at the end of a transmission
SCLK should idle high during a period of no transmission
the mul- tiple-byte bit
R/W bit in the first byte transfer
Glasp is a social web highlighter that people can highlight and organize quotes and thoughts from the web, and access other like-minded people’s learning.